Skip to content

Tang Console 138K

  • Programación del FPGA con Verilog.
  • Visita nuestro canal Youtube.
//Qdynamic Led Blink TC138K

module blink (input i_clk, output o_led);

    reg [31:0] counter = 0;      // always initialize registers
    assign o_led = counter[24];  // output is bit 24

    always @(posedge i_clk)
    counter <= counter + 1;

endmodule